Conferences
FastAbstracts
The
History
Archives
of
FastAbstracts
ISSRE
2003
ISSRE 2002
ISSRE
2001
ISSRE 2000
ISSRE 1999
ISSRE 1998
FTCS
1999
FTCS 1998
FTCS-23
The Twenty-Third Annual International Symposium
on Fault-Tolerant Computing
Toulouse, France
**************************************************
Software Implemented Fault Tolerance: Technologies and Experience
Y. Huang, C. Kintala pg.2
Application Transparent Fault Management in Fault-Tolerant Mach
M.Russinovich, Z. Segall, D.P. Siewiorek pg.10
Faults, Symptoms, and Software Fault Tolerance in the Tandem GUARDIAN90
Operating System
I.Lee, R.K Iyer pg.20
Increasing System Availability through On-Line Software Version Change
D. Gupta, P. Jalote pg.30
Fast Simulation of Steady-State Availability in Non-Markovian Highly Dependable
Systems
V.F.Nicola, P. Shahabuddin, P. Heidelberger,P.W.Glynn pg.38
Interval Availability Distribution Computation
G. Rubino, B. Sericola pg.48
Characterizing a Lumping Heuristic for a Markov Network Reliability Model
M. Balakrishnan,A. Reibman pg.56
Comparison of Hybrid Modular Redundant Multiprocessor Systems with respect
to Performabilities
C.Chen, H. Asada, Y. Kakuda, T. Kikuno pg.66
The Design Concepts and Operational Results of Fault-Tolerant Computer
Systems for the Shinkansen Train
Control
A. Hachiga, K. Akita, Y. Hasegawa pg.78
Development of a Benchmark to Measure System Robustness
D.P. Siewiorek, J.J. Hudak, B.H. Suh, Z. Segall pg.88
The Variation of Software Survival Time for Different Operational Input
Profiles
P.G. Bishop pg.98
A Class of Error Locating Codes for Byte-Organized Memory Systems
E. Fujiwara, M. Kitakami pg.110
Unidirectional Error Control Codes
N.H. Vaidya pg.120
A Proposal for Error-Tolerating Codes
T. Matsubara, Y. Koga pg.130
Progressive Retry for Software Error Recovery in Distributed Systems
Y.M. Wang, Y. Huang, W.K. Fuchs pg.138
Nonblocking and Orphan-Free Message Logging Protocols
L. Alvisi, B. Hoppe, K. Marzullo pg.145
Relaxing Consistency in Recoverable Distributed Shared Memory
B. Janssens, W.K. Fuchs pg.155
EXOP (Extended Operation): A New Logical Fault Model for Digital Circuits
I.Pomeranz, S.M. Reddy pg.166
Efficient Testing of Tree Circuits
R.S. Blanton, J.P. Hayes pg.176
A BDD-Based Algorithm for Computation of Exact Fault Detection Probabilities
R. Krieger, B. Becker, R. Sinkovic pg.186
Detection and Discrimination of Injected Network Faults
R. A. Maxion, R.T. Olszewski pg.198
Software Fault Injection and its Application in Distributed Systems
H.A. Rosenberg, K.G. Shin pg.208
Simulation of Software Behavior under Hardware Faults
K.K. Goswami, R.K. Iyer pg.218
Estimators for Fault Tolerance Coverage Evaluation
D. Powell, E. Martins, J. Arlat, Y. Crouzet pg.228
Fault-Tolerant Wormhole Routing in Meshes
C.J. Glass, L.M. Ni pg.240
Designing Concurrent Checking Sorting Networks
K. Kantawala, D.L. Tao pg.250
Wildcard Dimensions, Coding Theory and Fault-Tolerant Meshes and Hypercubes
J. Bruck, R. Cypher, C.T. Ho pg.260
Design of Neural Networks to Tolerate the Mixture of Two Types of Faults
Y. Tohma, Y. Koyanagi pg.268
Exploiting Data Flow Information in Algorithm-Based Fault Tolerance
R. Shamsunder, D.J. Rosenkrantz, S.S. Ravi pg.280
Tolerance Determination for Algorithm-Based Checks Using Simplified Error
Analysis Techniques
A. Roy-Chowdhury, P. Banerjee pg.290
Optimum Kalman Detector/Corrector for Fault-Tolerant Linear Processing
R. Redinbo pg.299
A Fast and Accurate Gate-Level Transient Fault Simulation Environment
H. Cha,E.M. Rudnick, G.S. Choi, J.H. Patel, R.K. Iyer pg.310
Wear-out Simulation Environment for VLSI Designs
G.S. Choi, R.K. Iyer pg.320
Theory and Practice of Sequential Machine Testing and Testability
I. Pomeranz, S.M. Reddy, J.H. Patel pg.330
Programmable Space Compaction for BIST
Y. Zorian, A. Ivanov pg.340
Balance Testing of Logic Circuits
K. Chakrabarty, J.P. Hayes pg.350
Algorithmic Synthesis of High Level Tests for Data Path Designs
N.R.Saxena, R. Tangirala, A. Srivastava pg.360
Impact of Behavioral Learning on the Compilation of Sequential Circuit
Tests
P. Vishakantaiah, J.A. Abraham pg.370
An Efficient Replication Protocol Exploiting Logical Tree Structures
H. Koch pg.382
Specifying Fault Tolerance within Stark's Formalism
A. Cau, W.P. de Roever pg.392
A Formally Verified Algorithm for Interactive Consistency Under a Hybrid
Fault Model
P. Lincoln, J. Rushby pg.402
Randomized Distributed Agreement Revisited
P. Berman, J.A. Garay pg.412
Fast, On-Line Failure Recovery in Redundant Disk Arrays
M. Holland, G A. Gibson, D.P. Siewiorek pg.422
Disk Array Storage System Reliability
W.A. Burkhard, J. Menon pg.432
An Analytic Treatment of the Reliability and Performance of Mirrored Disk
Subsystems
R. Geist, K. Trivedi pg.442
A Case for Fault-Tolerant Memory for Transaction Processing
A. Bhide, D. Dias, N. Halim, B. Smith, F. Parr pg.451
Efficient Distributed Diagnosis in the Presence of Random Faults
A. Pelc pg.462
Distributed On-Line Diagnosis in the Presence of Arbitrary Faults
R.W. Buskens, R.P. Bianchini, Jr. pg.470
Adaptive Voting for Faulty (VFF) Node Scheme for Distributed Self-Diagnosis
J.Y. Lee, H.Y. Youn, A.D. Sing pg.480
Design and Synthesis for Testability of Synchronous Sequential Circuits
Based on Strong-Connectivity
I. Pomeranz, S.M. Reddy pg.492
A Synthesis Tool for Fault-Tolerant Finite State Machines
R. Leveugle,R. Rochet,C. Saucier,L. Martinez,C. Pitot pg.502
Optimal Self-Recovering Microarchitecture Synthesis
R. Karri, A. Orailoglu pg.512
TTP - A Time-Triggered Protocol for Fault-Tolerant Real-Time Systems
H. Kopetz, C. Grunsteidl pg.524
Virtually-Synchronous Communication Based on a Weak Failure Suspector
A. Schiper, A. Ricciardi pg.534
Early Delivery Totally Ordered Multicast in Asynchronous Environments
D. Dolev, S. Kramer, D. Malki pg.544
Byzantine Agreement with a Minimum Number of Messages Both in the Faultless
and Worst Case
B. Baum-Waidner pg.554
Efficient Memory Access Checking
K.D. Wilken, T. Kong pg.566
The Risk of Data Corruption in Microprocessor-based Systems
R. Horst, D. Jewett, D. Lenoski pg.576
Efficient Implementations of Self-Checking Adders and ALUs
M. Nicolaidis pg.586
On Concurrent Error Detection, Location, and Correction of FFT Networks
C.G. Oh, H.Y. Youn pg.596
AIRBUS A320/A330/A340 Electrical Flight Controls-A Family of Fault-Tolerant
Systems
D. Briere, P. Traverse pg.616
SACEM: A Fault-Tolerant System for Train Speed Control
C. Hennebert, G. Guiho pg.624
Concurrent Error Detection/Correction in the HAL MMU Chip
D.C.W. Chang, N.R. Saxena pg.630
Use of Protocol Validation and Verification Techniques in the Design of
a Fault-Tolerant Computer Architecture
W.D. Shambroom pg. 636
Development of a Fault-Tolerant Computer System for the HERMES Space Shuttle
P. David, C. Guidal pg.641
A Systematic and Comprehensive Tool for Software Reliability Modeling
and Measurement
M.R. Lyu, A.P. Nikora, W.H. Farr pg.648
SoRel: A Tool for Reliability Growth Analysis and Prediction from Statistical
Failure Data
K. Kanoun, M. Kaaniche, J.C. Laprie, S. Metge pg.654
The Use of Object Groups to Implement Dependability in a Process Control
Supervision System
Y. Eychenne, M. Simatic, Marcoussis, C. Baradel,
L. Junot, B. Kohen pg.660
SURF-2: A Program for Dependability Evaluation of Complex Hardware and
Software Systems
C. Beounes, M. Aguera, J. Arlat, S. Bachmann,
C. Bourdeau, J.E. Doucet,K.Kanoun, J.C. Laprie,
S. Metge, J. Moreira de Souza, D. Powell,
P. Spiesser pg.668
Dependability Evaluation Using UltraSAN
W.H. Sanders, W.D. Obal II pg.674
The FIGARO Dependability Evaluation Workbench in Use: Case Studies
for Fault-Tolerant Computer Systems
M. Bouissou pg.680