Conferences

FastAbstracts


WHAT IS a
FastAbstract

The History

Archives of
FastAbstracts

ISSRE 2003
ISSRE 2002
ISSRE 2001
ISSRE 2000
ISSRE 1999
ISSRE 1998
FTCS 1999
FTCS 1998




FTCS-24
The Twenty-Fourth International Symposium on Fault Tolerant Computing
June 15-17,1994
Austin, Texas, USA

***************************************************


Effects of Resource Utilization Monitoring in Fault Recovery
T.R. Sarnaik and A.K. Somani pg.6


Analysis of a Fault-Tolerant Multiprocessor Scheduling Algorithm
D. Mosse, R. Melhem, and S. Ghosh pg.16


Replication and Allocation of Task Modules in Distributed Real-Time Systems
C-J. Hou and KG. Shin pg. 26


Algorithm-Based Fault Location and Recovery for Matrix Computations
A. Roy-Chowdhury and P. Banerjee pg. 38


Diagnosis of Processor Arrays
L Baldelli and P. Maestrini pg.48


Analysis and Experimental Evaluation of Comparison-Based System-Level Diagnosis for Multiprocessor Systems
H. Wang, D.M. Though, and L Alkalis pg.55


Fault Injection into VHDL Models: The MEFISTO Tool J.Arlat, M.Rimen,J.Ohlsson, J.Karlsson and E. Jenn pg.66


On Microprocessor Error Behavior Modeling
M. Rimen, J. Ohlsson, and J. Torin pg.76


Device-Level Transient Fault Modeling
G.L Ries, G.S. Choi, and R.K Iyer pg.86


Concurrent Error Detection in Self-Timed VLSI
D.A. Rennels and H. Kim pg.96


SEU-Tolerant SRAM Design Based on Current Monitoring
F. Vargas and M. Nicolaidis pg.106


On Codeword Testing of Two-Rail and Parity TSC Checkers
S.M. Reddy, I. Pomeranz and R. Jain pg.116


Concurrent Error-Detection and Modular Fault-Tolerance in a 32-Bit Processing Core for Embedded Space Flight Applications
J. Gaisler pg.128


Automatic Verifying Approach for Product Specification Using FTA
T. Fukaya, M. Hirayama, and Y. Mihara pg.131


Implementation of High Availability Mechanisms in the Air Traffic Control SIR-S System
E. Amadio, P. Iaboni, M. La Manna, and P. Mariano pg.134


Modeling and Analysis of System Dependability Using the System Availability Estimator
A.M. Blum, A. Goyal, P. Heidelberger, S.S. Lavenberg, M.K Nakayama, and P. Shahabuddin pg.137


Checking Mergeable Priority Queues
J.D. Bright and G.F. Sullivan pg.144


Systematic Incorporation of Efficient Fault Tolerance in Systems of Cooperating Parallel Programs
I-L Yen and F.B. Bastani pg.154


Checking Linked Data Structures
N.M. Amato and M.C. Loui pg.164


Performability-Driven Adaptive Fault Tolerance
A.T. Tai pg.176


Roll-Forward and Rollback Recovery: Performance-Reliability Trade-Off
D.K. Pradhan and N.H. Vaidya pg.186


A Service Policy for Real-Time Customers with (m,k)-Firm Deadlines
M. Hamdaoui and P. Ramanathan pg.196


A SEC-BED-DED Code with Byte Plus Bit Error Detection
L.A. Dunning pg.208


Balanced Codes for Noise Reduction in VLSI Systems
L Tallini, L Merani, and B. Bose pg.212


On the Effectiveness of Residue Code Checking for Parallel Two's Complement Multipliers
U. Sparmann and S.M. Reddy pg.219


The Performance of Two-Phase Commit Protocols in the Presence of Site Failures
M.L Liu. D. Agrawal. and A. El Abbadi pg.234


Implementing Fault Tolerance with an Attribute and Functional Based Model
M. Suzuki T. Katayama, and R.D. Schlichting pg.244


Architectural Timing Verification and Test for Super Scalar Processors
P. Bose pg.256


Efficient Algorithmic Circuit Verification Using Indexed BDDs
J. Bitner, J. Jain, M. Abadir, J.A. Abraham, and D.S. Fussell pg.266


A Cache Protocol for Error Detection and Recovery in Fault-Tolerant Computing Systems
C-H. Chen and A. K Somani pg.278


Faster Checkpointing with N + 1 Parity
J.S. Plank and K Li pg.288


On the Use and Implementation of Message Logging
E.N. Elnozahy and W. Zwaenepoel pg.298


A Study of Throughput Degradation Following Single Node Failure in a Data Sharing System
N.S. Bowen and A. Roy- Chowdhury pg.310


Identifying Software Problems Using Symptoms
I. Lee, R.K Iyer, and A. Mehta pg.320


The Impact of Fault Expansion on the Interval Estimate for Fault Detection Coverage
W. Wang, K.S. Trivedi, B.V. Shah, and J.A. Profeta III pg.330


On Latching Probability of Particle Induced Transients in Combinational Networks
P. Liden, P. Dahlgren, R. Johansson, and J. Karlsson pg.340


Experimental Evaluation of the Fail-Silent Behavior in Computers Without Error Masking
H. Madeira and J.C. Silva pg.350


Training Techniques to Obtain Fault-Tolerant Neural Networks
C-T. Chiu, K Mehrotra, C.K Mohan, and S. Ranka pg.360


Connectivity and Fault Tolerance of Multiple-Bus Systems
H-K Ku and J.P. Hayes pg.372


Fault-Tolerant Routing Strategy in Hypercube Systems
G-M. Chiu and S-P. Wu pg.382


Optimal Fault-Tolerant Leader Election in Chordal Rings
B. Mans and N. Santoro pg.392


Highly Available Cluster: A Case Study
A. Azagury, D. Dolev, G. Goft, J. Marberg, and J.Satran pg.404


Durable Memory RS/6000 System Design
M. Abbott, D. Har, L. Herger, M. Kauffmann, K.Mak,J. Murdock, C. Schak, T.B. Smith,B. Tremaine, D. Yeh, and L Wong pg.414


Checkpoint/Rollback in a Distributed System Using Coarse-Grained Dataflow
D. Cummings and L. Alkalaj pg.424


Behavioral Synthesis of Testable Designs
A. Mujumdar, R. Jain, and K Saluja pg.436


Dynamic State and Objective Learning for Sequential Circuit Automatic Test Generation Using Decomposition Equivalence
X. Chen and ML. Bushnell pg.446


Test Pattern Generation for Path Delay Faults in Synchronous Sequential Circuits Using Multiple Fast Clocks and Multiple Observation Times
P. Uppaluri, I. Pomeranz, and S.M. Reddy pg.456